In this paper, we report on surface potentiometry in the channel region of operating amorphous In-Ga-Zn-O thin film transistors by scanning kelvin probe microscopy. Important parameters including the field-effect mobility and source/drain contact resistance are extracted from the channel potential profile. We find that the channel potential as a function of gate/drain bias can be described by the standard metal oxide semiconductor field effect transistor ͑MOSFET͒ equation incorporated with two nonideal factors: the gate-voltage-dependent field-effect mobility and the source/drain contact resistance.
I. INTRODUCTION
Scanning kelvin probe microscopy ͑SKPM͒ offers the possibility to measure two-dimensional ͑2D͒ electrostatic potential distribution with high spatial resolution, and has been successfully applied to studies of many inorganic/organic semiconductor structures. Arakawa et al. 1 reported on 2D potential distribution of cleaved GaAs high electron mobility transistors ͑HEMTs͒, and observed a potential knee possibly originating from the trapped charge at the epitaxial layer/ substrate interface. The current crowding phenomenon was also confirmed to occur at the edge of the drain electrode. Sadewasser et al. obtained the surface work function of chalcopyrite solar cells, 2 and observed downward band bending at the grain boundaries due to charged defect states. Recently, an extensive amount of work characterizing the surface potential of organic thin film transistors ͑TFTs͒ has been reported, investigating the charge transport mechanism, [3] [4] [5] hole density of states, 6 contact resistance, 7, 8 field-effect mobility, 9 and local fluctuation of the surface potential due to inhomogeneities of the organic layer. 10, 11 So far, the potential profile of working transparent metaloxide TFTs has not been reported. In this work we utilize SKPM to map the surface potential in the channel region of amorphous In-Ga-Zn-O ͑a-IGZO͒ TFTs with bias voltage. The provided information will be very useful for understanding the device operation principles and for designing higher performance device structures. Figure 1 shows our experimental setup. We use an Asylum MFP-3D system in noncontact mode to perform SKPM. The system has two feedback loops. The z feedback loop operates as an atomic force microscope ͑AFM͒, and generates surface topography images. In the voltage feedback loop, both dc and ac bias signals are applied to the cantilever.
II. EXPERIMENTAL SETUP
Assuming that the electrical interaction between the cantilever tip and the sample can be approximated by two parallel plates, the voltage between can be written as
where V dc is the applied dc signal, V ac and are the amplitude and frequency of the applied ac signal, and V ch is the surface potential of the sample ͑TFT back channel͒. An expression of the electrostatic force between the tip and sample can be derived from Eq. ͑1͒
where C is the capacitance, and d is the tip-to-sample spacing. The amplitude of the ac part with frequency is zero when V dc =V ch , that is, when the applied dc bias signal matches the surface potential. The voltage feedback loop thus varies V dc to zero the signal, and the image created from the variation in V dc is the image representing the TFT surface potential. The MFP-3D system utilizes a dual pass technique. During the first pass, topography z͑x͒ is obtained by the noncontact AFM mode. After completing a line, the tip is elevated 300 nm above z͑x͒. The same line is scanned again, and the surface potential data is collected during the second pass. It has been shown for organic TFTs that if the channel is free of net space charge, then the surface potential closely follows the channel potential in the accumulation layer for TFTs based on unintentionally doped semiconductors. 3, 4, 9, 12 We also verified through device simulations that the surface potential difference in the back channel interface ͑surface exposed to air͒ was very similar to the potential difference in the conduction channel interface for inorganic amorphous semiconductors such as amorphous silicon and a-IGZO, although some difference can be observed for very thick films ͑semiconductor thickness larger than 200 nm͒; in this experiment the a-IGZO thickness is 20 nm. We recognize that it is important to control both the back and front interface for proper and stable device operation. It is known that exposure of the back interface to plasma ͑of argon, nitrogen, oxygen, hydrogen, or water͒ can affect the a-IGZO electrical performance and stability, e.g., larger off-current and threshold voltage shift, and a large hysteresis in current-voltage characteristics can be observed. The hydrogen and nitrogen can be donor to a-IGZO. However the a-IGZO TFT electrical performance and stability are not affected by device storage in air at room temperature for several months. We have verified experimentally that the a-IGZO TFT electrical properties ͑including off-current, hysteresis and stability͒ did not changed by simple exposure of the back interface to air during storage or device operation at room temperature. We also verified experimentally that the initial ͑before experiment is started͒ and final ͑after experiment is completed͒ currentvoltage characteristics were the same indicating that our assumption indicated above is valid. Of course for practical applications the top a-IGZO surface should be passivated by silicon oxide/silicon nitride double layer. For example a combination of the sputtering ͑silicon oxide͒ and plasma enhanced chemical vapor deposition ͑silicon nitride͒ can be used to realize such double layer. It is important that the first layer ͑which in direct contact with exposed top surface͒ is deposited with low hydrogen and nitrogen content. Therefore, we consider that the a-IGZO TFT back channel surface potential measured by SKPM represents the potential profile within the TFT channel interface.
The experiment was repeated several times. Only representative experimental results are shown and discussed below. In general, we did not see any variation between experiments once the experimental set-up is properly grounded.
The a-IGZO TFT used in this study has an invertedstaggered structure. A heavily-doped n-type Si wafer and thermally-oxidized SiO 2 layer ͑100 nm thick͒ serve as the gate electrode and gate dielectric, respectively. The a-IGZO active layer ͑20 nm͒ was deposited by rf magnetron sputtering at room temperature, and patterned by wet etch. Finally, an Au/Ti stacked film ͑40 nm/5 nm͒ was deposited as source/drain electrodes by electron-beam vapor deposition and patterned by lift-off. 13 A, and current on-off ratio exceeding 10 7 . The a-IGZO TFT was biased when collecting the topography and surface potential images. The gate was biased by the Asylum MFP-3D system, while the source/ drain was biased externally by a Keithley 2400 SourceMeter. The drain current was also measured simultaneously by the Keithley 2400. All instruments were grounded together. Figure 3͑a͒ shows the a-IGZO TFT ͑W / L =60 m / 10 m͒ channel region surface topography ͑z͒. The channel ͑x=5-15 m͒ between the source and drain electrodes can be clearly seen. Figure 3͑b͒ shows the TFT potential profile ͑V ch ͒ obtained without bias ͑V GS =V DS =0 V͒, and serves as a base line for this experiment ͑this potential was subtracted from all potential profiles with bias͒. Figures 3͑c͒ and 3͑d͒ show the potential profiles obtained when V DS = 5 V while V GS was increased from 1 V, 2 V, to 10 V, and V GS = 5 V while V DS was increased from 1 V, 2 V, 5 V, to 10 V, respectively. A sudden rise in potential V S/D at the source/channel and channel/drain interfaces is observed. The source/drain contact resistance R S/D = ͑V S +V D ͒ / I D is determined to be 28.6 k⍀ ͑V DS =1 V, V GS =5 V, I D =7 A͒, which is consistent with the previously reported contact resistance extracted from the transmission line method ͑R S/D ϳ 20 k⍀, V DS = 0.1 V, V GS =5 V, W=180 m͒. 15 Useful information related to the operation principle of a-IGZO TFT can also be studied based on the channel region potential profiles. In the linear regime of TFT operation, a linear increase in potential ͑V ch ͒ from the source to drain was observed. The potential profile becomes superlinear in the saturation regime, and rises more at the drain end than at the source end. This can be better appreciated when plotting the lateral electric field along the channel, E L ͑x͒ =−dV ch ͑x͒ / dx, as shown in Fig. 4 . Notice that the electric field changes rapidly at the drain end for increasing values of V DS . At the source end, the magnitude of the field increases with V DS for small values of V DS but increases at a slower rate as the TFT enters the saturation regime.
III. SURFACE POTENTIAL MEASUREMENT RESULTS
The drain current ͑I D ͒ was also measured while collecting the surface potential images and can be described by
where W is the channel width, C ox is the gate capacitor per unit area, V T is the TFT threshold voltage, E L ͑x͒ = −dV ch ͑x͒ / dx is the lateral electric field along the channel, ͓V GS −V T −V ch ͑x͔͒ =V ox is the potential drop across the gate insulator, and Q ch ͑x͒ =−C ox ϫ ͓V GS −V T −V ch ͑x͔͒ is the induced channel charge per unit area. The field-effect mobility ͑x͒ = 0 ϫ ͓V GS −V T −V ch ͑x͔͒ ␥ is dependent on V ox where 0 is the fitting parameter associated with the field-effect mobility and ␥ is the nonlinearity factor. [14] [15] [16] We can therefore find V ch ͑x͒ by integrating Eq. ͑3͒ from x 0 to x, where x 0 is the x position of the source/channel interface, and V ch ͑x 0 ͒ =V S is the sudden potential rise at x 0 due to the source contact resistance R S .
Solving for V ch ͑x͒ yields 114508-3 C. Chen and J. Kanicki J. Appl. Phys. 108, 114508 ͑2010͒
. ͑5͒ Figure 5 shows the calculated V ch ͑x͒ using 0 = 7.7 cm 2 / V 1+␥ s, ␥ = 0.3, V T ϳ 0.6 V, and x 0 =5 m. Comparable nonlinear factor values ͑␥ = 0.3-0.45͒ have been reported for different a-IGZO TFT samples. [14] [15] [16] A good fit between the measured and modeled data can be seen, indicating that the standard metal oxide semiconductor field effect transistor ͑MOSFET͒ equation incorporated with the nonlinear factor and source/drain contact resistance describes very well the channel potential of a-IGZO TFTs. Please note that Eq. ͑5͒ is only valid until the "pinch off" point in the channel where V ch ͑x͒ Ͻ V GS −V T .
The apparent current-voltage characteristics of a-IGZO TFTs which is constant along the channel ͑independent of x͒ can be obtained by integrating Eq. ͑3͒ from x 0 to ͑x 0 +L͒
where V GS Ј = ͑V GS −V T −V S ͒ is the voltage across the gate insulator at the source end of the channel ͑x=x 0 ͒, and V DS Ј = ͑V DS −V D −V S ͒ is the effective drain-to-source voltage. In the linear regime at small drain-to-source voltages, Eq. ͑6͒ can be simplified to
͑7͒
In Eq. ͑6͒ I D saturates when V DS Ј =V GS Ј , and can be written as
͑8͒
By comparing Eqs. ͑7͒ and ͑8͒ with the standard MOSFET equation, we can find the apparent field-effect mobility ͑͒
Therefore, can be calculated by using the parameters ͑ 0 , ␥, V T , and V S ͒ obtained form the TFT potential profile. Figure 6 summarizes the apparent field-effect mobility as a function of both V GS and V DS extracted from surface potential measurements ͑symbols: data, line: calculated fit͒. We can see that is mainly affected by V GS , which can be explained by the energy dependent, density-of localizedstates near the Fermi level. As V GS increases, more localized states are filled and more induced charges can contribute to the free carriers. 17 Similar V GS dependent field-effect mobility was extracted from a-IGZO TFT transfer characteristics using the gamma method. 15, 16 We also observe that slightly decreases with V DS due to the non-negligible source contact resistance R S . When the drain current I D increases with V DS , V S =R S ϫ I D also increases, and therefore reduces the voltage drop across the gate insulator, which can be seen as a smaller effective V GS .
IV. CONCLUSION
Surface potential of a-IGZO TFT channel region was studied by performing SKPM. The device was biased during the measurement, and the effect of V GS and V DS on the channel potential profile V ch ͑x͒ was discussed. In the linear region, a linear increase in V ch ͑x͒ was observed, while in the saturation region, the potential rises more near the drain end. The source/drain contact resistance R S/D ϳ 28 k⍀ was extracted from the sudden potential rise V S/D at the source/ channel and channel/drain interfaces, and agrees with the previously reported value extracted from the transmission line method. The effect of the V GS dependent mobility and source/drain contact resistance was included in the standard MOSFET equation to fit our measured V ch ͑x͒. The good agreement between measured and calculated data establishes a good description of operation principles in a-IGZO TFTs. The field-effect mobility ͑͒ extracted from the surface potential profile increases with V GS , which can be explained by the V GS dependent trapped charges and free carriers. also slightly decreases with V DS due to the increased I D which causes a larger potential drop at the source/channel interface, therefore, making the effective V GS smaller.
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